

11003 U.S. PTO  
10/043458  
01/09/02

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10043458	FILING DATE 01/09/2002	CLASS 716	SUBCLASS	GAU 2825	EXAMINER <i>hclm</i>
<b>**APPLICANTS:</b> Teng Chin-Chi; Dai Wei-Jin;					
<b>**CONTINUING DATA VERIFIED:</b> <b>BEST AVAILABLE COPY</b>					
<b>** FOREIGN APPLICATIONS VERIFIED:</b>					
PG-PUB		DO NOT PUBLISH <input checked="" type="checkbox"/>		RESCIND <input type="checkbox"/>	
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no 35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no Verified and Acknowledged Examiners's initials				ATTORNEY DOCKET NO SILI 2282	
TITLE : Clock tree synthesis for a hierarchically partitioned IC layout					

U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-94)

<b>NOTICE OF ALLOWANCE MAILED</b>		<b>CLAIMS ALLOWED</b>	
		Total Claims	Print Claim for O.G.
<b>ISSUE FEE</b>		<b>DRAWING</b>	
Amount Due	Date Paid	Sheets Drwg.	Figs. Drwg. Print Fig.
		Application Examiner	
<input type="checkbox"/> <b>TERMINAL DISCLAIMER</b>		<b>PREPARED FOR ISSUE</b>	
<b>WARNING:</b> The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM  
(Attached in pocket on right inside flap)